Abstract -Two variable gain amplifiers (VGAs) that adopt new approximated exponential equations are proposed in this paper. The dB-linear range of the proposed VGAs is extended more than what the approximated exponential equations predict by a bias circuit technique that adopts negative feedback. The proposed VGAs feature wide gain variation, low-power, high linearity, wide control signal range, and small chip size. One of the proposed VGAs is fabricated in 0.18 µm CMOS technology and measurements show a gain variation of 83 dB (-36~47 dB) with a gain error of less than ±2 dB, and P1dB/IIP3 from -55/8 to -20/20.5 dBm, while consuming an average current of 3.4 mA from a 1.8 V supply; the chip occupies 0.4 mm 2 . The other VGA is simulated in 0.18µm CMOS technology and simulations show a gain variation of 91 dB (-41~50 dB), and P1dB/IIP3 from -50/-25 to -33/0 dBm, while consuming an average current of 1.5 mA from a 1.8 V supply.
I. INTRODUCTION
The variable gain amplifier (VGA) is an important block in various applications such as wireless communications systems, hearing aids, disk drivers, medical equipments [1] [2] [3] [4] [5] [6] . There are many applications where the VGA needs to provide a very wide gain variation, like, for example, in code-division multiple access (CDMA) communication systems where the amplitudes of signals in the receiver and transmitter vary by such a large amount that about 80dB of dynamic gain range is required.
A gain that varies in dB-linear scale can be obtained from the relation y[dB] = 20×log[f(x)] =20×log [A x ], where A is a constant. The most practically implementable value for A in circuit design is A = e, in other words, f(x) being an exponential function of x. Due to the exponential I-V transfer characteristic, the implementation of a VGA with wide dBlinear gain variation is rather easy in bipolar technologies [4] [5] [6] . However, in CMOS technologies, which is the technology of choice for concurrent integrated circuit designs, it is difficult to generate an exponential transfer function because of the square-law or nearly-linear I-V characteristics of MOSFETs in saturation-mode operation. As a way to implement VGAs in CMOS technology, some have adopted approximated exponential functions [3, 7, 9] , while others have used master-slave control [10] , switchcapacitor [11] , or signal-summing techniques [5, 12] . The Taylor series approximation equation and pseudo-exponential function are proposed as approximated exponential equations, which are respectively given as [3, 9] .
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x x e x + ≅ − From the numerical analysis, it can be shown that equations (1) and (2) provide up to 12 and 15dB of dB-linear range with a linearity error of less than ±0.5dB, respectively [3, 7, 9] . The VGAs that adopt equations (1) and (2) reported about 15dB of the dB-linear gain range with the linearity error of less than ±0.5dB in one stage [3, 7, 9] . The switch-capacitor VGA provides 12dB of the gain variation with the linearity error of less than ±0.5dB [11] . The VGAs that adopt the master-slave and signal-summing techniques reported a few dB higher dB-linear gain range, but were still limited to below 20dB [5, 10] . The limited amount of achievable gain variation range that can be obtained in a one-stage VGA based on the design techniques described above mandates multiple-stage VGAs, leading to higher power dissipation, bigger chip size, and worse noise and linearity [10, 12] . For example, to offer 80dB of gain control range required by CDMA communication systems, 4, 6, or 7 gain stages are needed for the VGA that adopts the master-slave and signalsumming techniques, equation (2) , and equation (1) and switch-capacitor technique, respectively.
To reduce the number of the required VGAs for lowering the power consumption and chip size, the VGA that adopts a new approximated exponential equation with a wider dBlinear range have been reported in [15] . Although [15] obtains a wide gain range, the VGA in [15] is complicated and the control circuit of [15] consumes 30% of the power consumption and chip size of the overall VGA. This paper describes two new and compact VGAs that offer a wide dB-linear gain range and are implemented based on the proposed approximated exponential equations. The wide-gain control range characteristic of the proposed VGAs requires a fewer gain stages to satisfy the dynamic gain range, leading to lower power consumption and smaller chip size. Different from [15] , the proposed approximated exponential equations in this paper allow designing a rather PAPER Special Section/Issue on ***** compact control circuit for VGAs by using only one transistor, which leads to additional savings in power consumption and chip size. The paper is outlined as follows. Section II introduces the proposed approximated exponential equations and the circuit implementations of the VGAs based on these equations. Section III describes the simulated and measured results of the proposed VGAs and offers discussions and comparison of the proposed VGAs with those previously reported, and Section IV concludes the paper.
II. NEWLY PROPOSED HIGH LINEARITY VGA TOPOLOGIES

A. The proposed approximated exponential equations
The new approximated exponential equation proposed in this work is given as From Fig. 1 , the proposed approximated exponential equation offers 20dB range of dB-linear variation with a linearity error of less than ±0.5dB (thick solid line). Interestingly, the denominator in equation (3) resembles the drain current expression of a MOSFET as a function of bodysource bias. This, therefore, opens up a new possibility of designing a simple gain control circuit for VGAs by using only one MOS transistor, resulting in a compact VGA so that lower power consumption and smaller chip size are obtained (lower cost). (4) is an inversion of (3); therefore, for a = b = ½ and c = 1.12, (4) also can offer 20dB of the dB-linear range with a linearity error of less than ±0.5dB. Also note that, equation (4) resembles the drain current expression of a MOSFET as a function of body-source bias. The circuit implementations of equations (3) and (4) are given in the following sections. Fig. 2 shows a low-power and high linearity VGA that realizes equation (3), which consists of a variable gain amplifier and a common-mode feedback circuit. In Fig. 2 , the amplifier is configured as a differential topology (M 7,10 ) with diode-connected loads (M 8,9 ). In Fig. 2 , the transistors M 13,14 are used for degeneration to get better linearity [13] . The input transistors M 7,10 are biased by a fixed current I 0 /2, respectively, and the currents flowing through the load transistors M 8, 9 8, 9 are aspect ratios of the corresponding transistors.
B. The circuit implementation of equation (3)
Considering the I-V characteristic of the bulk-driven pMOS transistor M 15 . The cross section of a pMOS transistor is shown in Fig. 3 . In Fig. 3(a) , assume that V S = V D = V B , and |V GS | is somewhat less than the threshold voltage |V THp | such that a depletion region is formed under the gate but no inversion layer exists. From device physics, the change in V B leads to a different number of charges in the channel as shown in Fig. 3(b) , which results in the change in the threshold voltage, it can be proved that with the body effect, the threshold voltage is given as [14] neglecting the second-order effects, the drain current of M 15 in saturation-mode operation is given by ( ) where 15 is the aspect ratio of transistor M 15 . Assuming that (W/L) 7,10 = (W/L) 8, 9 and V B > V S , from (5) and (7) the gain of the proposed VGA can be given by ( ) 
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As can be seen from equation (9), the voltage gain expression for the proposed VGA is identical to equation (3), so that 20dB of dB-linear gain variation range can be obtained with a linearity error of less than ±0.5dB as described above. Note that, the value of β in equation (9) only accounts for a dB gain offset and does not affect the dBlinear gain variation.
In Fig. 1 , the range for x is from -1 to 1, and in equation (9), by setting V BIAS = V S + |φ F |, then the range for V CTRL is from -3|φ F | to 3|φ F |. Typically, |φ F |= 0.3V, therefore V CTRL is from -0.9 to 0.9V. For V CTRL = -|φ F |, then V B = V S , and for -3|φ F | < V CTRL < -|φ F |, the p-n junction of the transistor M 15 is under weak forward bias that introduce small gain errors for equations (7), (8) , and (9) 
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where V THn and (W/L) 8, 9 are the threshold voltage and the aspect ratio of M 8, 9 , respectively. Note that, the form of expression of equation (9) is analyzed and shown in Fig. 1 , and V B = V BIAS + V CTRL and for V CTRL = -|φ F |, then V B = V S which corresponds to the point x = -1/3 in Fig. 1 . From equation (6) , as V CTRL increases, |V THp | increases. And, from equation (7), as |V THp | increases, I CTRL decreases so that from equation (5), the gain of the proposed VGA goes up following the thick solid line shown in Fig. 1 (4) and (7), the increase in V S leads to the increase in I CTRL and the decrease in gain, therefore, the overall increase in amplifier gain is suppressed. In dB scale, the gain suppression is stronger at a higher value of gain. Consequently, the slope of the gain versus V CTRL gets slowed down at higher value of V CTRL . As V CTRL <-|φ F |, an additional small current is generated by the p-n junction of the transistor M 15 under weak forwards bias, resulting in a reduction of the overall gain. The diode connected transistors M 8,9 effectively work as negative feedback to the transistor M 15 for the final value of I CTRL as a function of V CTRL . This gain suppression effect is shown in Fig. 1 (dashed line) where the thick solid curve moves closer to the line which represents the ideal exponential function (thin solid line), leading to the extension of the dB-linear gain variation range. (4) The circuit implementation of equation (4) is shown in Fig. 4 . The proposed VGA in Fig. 4 is obtained by removing the bias current source I 0 /2 and the diode-connected loads M 8,9 from Fig. 2 , and the bias current I CTRL is applied directly to the input-differential transistors of the variable gain circuit for gain control. From equations (7) and (9), the gain of the VGA shown in Fig. 4 can be given as ( ) where K 7,8 =K 11,12 =µ n C ox (W/2L) 7, 8, 11, 12 , 13 , R out = r dsM1 //r dsM5 //r dsM7 //R load ~ R load where R load is the load impedance and equal to 2kΩ, (W/L) 13 is the aspect ratio of transistor M 13 
C. The circuit implementation of equation
, and a, b, and c are given in equation (9) . The gain of the proposed VGA as given in equation (11) is identical to equation (4); therefore, 20dB gain variation range can be obtained. In Fig. 4 , the common-mode feedback circuit forces the output DC voltage of the variable gain circuit equal to the reference voltage V ref , and the voltage bias to the gates of M 7, 8 is fixed, such that transistors M 7,8 effectively work as a negative feedback to transistor M 13 for the final value of I D13 = I CTRL as a function of V CTRL . Consequently, the gain of the proposed VGA in Fig. 4 can offer a wider dBlinear gain variation than that predicted by equation (4) . 
D. Power Supply Rejection Ratio and Noise Analysis
The VGA can be supplied from the noisy lines and must therefore reject the noise adequately. The power supply rejection ratio (PSRR) is used to determine how noise on the supply manifests itself at the output of the VGA. The PSRR is defined as the gain from the input to the output divided by the gain from the supply to the output. The differential voltage gains from the input to output of the proposed VGAs shown in Fig. 2 and 4 , are given in (9) and (11), respectively. As shown in Fig. 2 and 4 , any change in the supply voltage results in the same change in the differential output nodes; thus the gain from the supply to the differential outputs is zero. Consequently, the PSRR approaches infinity. Practically, the mismatch in the differential pair decreases the PSRR.
Since the noise of the common-mode feedback circuits are typically negligible, the input-referred noises of the proposed VGA shown in Fig. 2 and 4 are dominated by the noises of the variable gain circuits. The noise sources of the variable gain circuits shown in Fig. 2 and 4 are depicted in Fig. 5(a) and 6(a), respectively, where Fig. 5 (a) is proportional to g m 8 ; therefore, the input-referred noise is a decreasing function of the voltage gain. Moreover, the input-referred noise decreases by increasing the bias current I 0 in Fig. 5 ; however the power consumption is higher. As shown in (13), the input-referred noise voltage of the circuit shown in Fig. 6 (a) is inversely proportional to g m 7 ; therefore, the input-referred noise is also a decreasing function of the voltage gain. Fig. 2  and 4 As previously discussed, the proposed VGAs shown in Fig. 2 and 4 achieve the same amount of dynamic gain range. However, the circuit in Fig. 4 is more compact than that of Fig. 2 ; therefore, the VGA shown in Fig. 4 consumes lower power consumption and smaller chip size.
E. Comparison between the proposed VGAs shown in
Regarding the frequency response of the proposed VGA shown in Fig. 2 and 4 , the bandwidth of the two VGAs are dominated by the poles at the input and output nodes. The input pole is a function of the input capacitance and resistance. Due to the Miller effect, the input capacitance is proportional to the amplifier gain; therefore, the bandwidths of the two VGA are reduced at higher gain settings. The output pole of the VGA shown in Fig. 2 is proportional to the output resistance, which is dominated by the diode-connected transistors M 8, 9 . This resistance significantly varies as a function of the gain so that the bandwidth of the amplifier varies correspondingly [15] . At higher gains the current flowing through the diode-connected transistor is reduced leading to narrower bandwidths [15] . Differently, the output resistance of the VGA shown in Fig. 4 is almost constant (r out = r 0M1 //r 0M7 ) such that the bandwidth variation of this VGA is mostly due to the input pole. Consequently, the proposed VGA shown in Fig. 4 shows a wider bandwidth than that of Fig. 2 . And, the variation of the bandwidth of the circuit shown in Fig. 4 is less than that of the one shown in Fig. 2 .
Considering the linearity characteristic of the VGAs shown in Fig. 2 and 4 , the bias current of the input transistors M 7, 8 of the VGA shown in Fig. 4 varies with the gain such that the linearity is degraded at lower gain settings. Differently, the bias currents of the input transistors M 7,10 of the VGA shown in Fig. 2 is constant (I 0 /2) and due to the diode-connected loads of the differential amplifier, the gain of the VGA shown in Fig. 2 is not a function of the input signal amplitude, which leads to a higher linearity characteristic. 
Parameters
The VGA shown in Fig. 2 The VGA shown in Fig. 4 Chip Considering the noise of the proposed VGAs, as given in equations (12) and (13), for the same bias current of the transistor M 7 , the input-referred noise of the VGA shown in Fig. 2 is higher than that of Fig. 4 due to the contribution of the noise of the diode-connected transistors M 8, 9 . Table I summarizes the performance comparison of the proposed VGA shown in Fig. 2 and 4 . Depending on each application, the VGA shown in Fig. 2 or 4 can be used. For example, if high linearity is required, then the VGA shown in Fig. 2 is the better choice, and if low power consumption and wider bandwidth are required then the VGA shown in Fig. 4 is desirable, etc.
III. SIMULATION/ MEASUREMENT RESULTS AND DISCUSSIONS
A. Simulation/measurement results
This section describes the measured and simulated results for the proposed VGAs shown in Fig. 2 and Fig. 4 , respectively. Fig. 5 shows a block diagram of the overall VGA, which cascades three blocks of VGAs shown in Fig. 2 or Fig. 4 . The buffer in Fig. 7 is added for measurement purposes only, providing high input and 50Ω output impedances.
The VGA shown in Fig. 7 is implemented in 0.18µm CMOS technology. In the actual design, the VGA shown in Fig. 2 is biased for V BIAS = 0.9V and V G = 0V so that V CTRL can vary from -0.9 to 0.9V, and the control voltage V B is from 0 to 1.8V. As a reference, for V CTRL = 0.9, 0 and -0.9V, the corresponding approximated values of x in Fig. 1 would be 1, 0, and -1, respectively. The three-stage VGA, excluding the buffer, is designed to dissipate an average current of 3.4mA from a 1.8V supply. Fig. 2 varies from -36 to 47dB (83dB total) over the V B range of 0 to 1.8V. As described above, the measurement results show that the gain suppression effect extends the gain variation range of the one-stage VGA from 20 to 27.7dB. In Fig. 8 , the NF is 17~58dB. Fig. 9 shows the measured frequency response of the proposed VGA for different gain settings. In Fig. 9 , the 3-dB bandwidth is 37MHz at a maximum gain of 47dB.
The measured P1dB and IIP3 versus the gain of the proposed VGA are shown in Fig. 10 . The P1dB is measured with 10MHz of the input signal. The IIP3 is measured with two tones of 10 and 11MHz. As reported in [15] , the P1dB and IIP3 show peaking characteristics. In Fig. 10 the maximum and minimum P1dB are -55 and 8dBm, and the IIP3 varies from -20 to 20.5dBm, respectively. The microphotograph of the proposed VGA is shown in Fig. 11 .The overall chip occupies 0.4mm 2 including the buffer and bond pads. Fig. 12 shows the simulated gain and NF versus control voltage V B of the proposed VGA shown in Fig. 4 , which offers 91dB (-41~50dB) of the dB-linear gain variation in three cascaded stages over the range of control voltage of a 1.8V supply. Note that in Fig. 12 , the NF is 18~64dB, which is higher than that of the VGA shown in Fig. 2 , due to the smaller of the bias current. Fig . 13 shows the frequency response of the proposed VGA in Fig. 4 for different gain settings. In Fig. 13 , the 3-dB bandwidth is 52MHz at the maximum gain of 50dB, which is 40.5% improvement compared to the VGA shown in Fig. 2 . The simulated IIP3 and P1dB versus the gain are shown in Fig. 14 . The P1dB is simulated with 10MHz of the input signal. The IIP3 is simulated with two tones of 10 and 11MHz. The VGA is biased to dissipate 1.5mA from 1.8V supply, excluding the buffer. The overall performance of the proposed VGA shown in Fig. 2 and 4 is summarized in Table  II . 
B. Comparisons with prior works.
The performance comparison of the proposed VGA with those previously reported works is given in Table III. As  shown in Table III , the pseudo-exponential VGAs [3, 7] and the Taylor series approximation VGA [9] show 15dB of the gain variation range with a linearity error of less than ±0.5dB, so that more than five VGA stages in cascade are needed to achieve the same gain variation range as the proposed VGA in this work. Moreover, the VGAs in [3, 7] use a rather complicated gain-control circuit, which leads to larger chip area and dissipates additional bias current by the gain-control circuit. The master-slave control technique uses 4 VGA stages to provide 80dB while our proposed VGA uses only 3 VGA stages to offer 83dB of the gain variation range. Compared to the signal-summing technique where 20dB can be obtained in a one stage VGA [5] , more than 4 VGA stages are required to achieve the same gain range as ours [5] . The switch-capacitor VGA offers 12dB [11] per one stage while the proposed VGAs provide more than 27dB per one stage. The signal-summing VGA reported in [12] offers 80dB of gain range in 3 VGA stages by using a gain compensation technique, however the circuit for gain compensation is so complicated that it requires high power consumption and larger chip size. Compared to the switch-capacitor VGA, which offers 12dB in one stage, 7 VGA stages are required to achieve the same gain range as the proposed VGA. The gain range of the VGA in [15] is better than that of the presented ones; however, the control circuit of [15] is more complicated and consumes 30% of the power consumption and chip size of the overall VGA, which is a high value. In contrast, the proposed VGAs are rather compact while the dynamic gain ranges are relatively high. As can be seen in Table II , as a CMOS implementation, excluding [15] the proposed VGA achieves the highest amount of gain variation range while dissipating the lowest amount of power consumption and occupying the smallest chip area.
The VGAs in this paper satisfy low-power consumption, high linearity, wide dB-linear gain variation, wide range of control signal, small chip size, and are implemented in CMOS, all simultaneously.
TABLE II. SUMMARY OF SIMULATED AND MEASURED RESULTS
Parameters
The VGA shown in Fig. 
(Measurement)
The VGA shown in Fig. 4 
IV. CONCLUSION
New exponential approximation equations for CMOSbased VGA designs are proposed, which provide wider dB-PAPER Special Section/Issue on ***** linear range compared to the conventional approximated exponential equations. The approximated exponential equations reveals a simple circuit for gain control of VGAs by using only one PMOS transistor, which leads to a compact VGA with low power consumption and small chip size. The proposed equations are adopted for three-stage VGA designs for wide gain variation range, low power consumption, high linearity, wide range of control signal, and small chip size. In one of the reported VGAs, the proposed approximated exponential function is realized by combining a differential amplifier with diode-connected loads where the bias current of the loads are controlled by controlling the body bias of the PMOS transistor. The other reported VGA directly uses the bias current, controlled by the body bias of a PMOS transistor, for dB-linear gain variation. The dB-linear range of the proposed VGAs is extended more than what the approximated exponential equations can provide by a bias circuit technique that adopts negative feedback. One of the two VGAs is implemented in 0.18µm CMOS technology as a three-stage amplifier and the measurement shows 83dB (27.7dB per stage) of gain variation range over the control voltage range of 1.8V. The VGA shows a 3-dB bandwidth of 37MHz at a maximum gain of 47dB, and a minimum and maximum P1dB/IIP3 of -55~8/-20~20.5dBm, respectively. The chip dissipates an average current of 3.4mA from a 1.8V supply, and the overall chip size is 0.4mm 2 . The other VGA is simulated in 0.18µm CMOS technology and simulations show a gain variation of 91dB (-41~50dB), P1dB/IIP3 from -50/-25 to -33/0dBm while consuming an average current of 1.5mA from 1.8V supply. 
